Don't Miss DVCon U.S. 2020

Reading time ( words)

The 32nd annual Design and Verification Conference and Exhibition U.S. (DVCon U.S.), sponsored by Accellera Systems Initiative, begins next week with an information-packed, comprehensive four-day technical program. DVCon U.S. will be held March 2−5 at the DoubleTree Hotel in San Jose, California. 

Attendees can look forward to a wide variety of topics among the 40 technical papers, four tutorials, 20 posters, 10 short workshops and two panels. The keynote address will focus on artificial intelligence for design automation.

Accellera Day opens the conference on Monday with a full morning tutorial, “Portable Stimulus: What’s Coming in 1.1 and What it Means for You” presented by members of the Accellera Portable stimulus Working Group. An Accellera-sponsored luncheon will follow with updates on Accellera activities, the presentation of the 2020 Technical Excellence Award, an update from the new Functional Safety Working Group Chair, and a panel focused on Portable Stimulus. Monday afternoon will have six short workshops to choose from, followed by the opening of the exhibition and reception.

Tuesday begins with paper sessions on Formal Verification I, Portable Stimulus and Automating Verification Solutions, followed by the poster session. The keynote address, “Artificial Intelligence for Design Automation,” will be presented by Dr. Anirudh Devgan, president of Cadence Design Systems. Tuesday afternoon there will be sessions on UVM Strategies, Verification Potpourri and Power-Aware Designand Verification.

Wednesday will feature two panels: “New Chip Designs Create a Tidal Wave of Change” and “Predicting the Verification Flow of the Future.” Paper sessions include: Hybrid Verification, Verification Strategies, Formal Verification II, Verification Processes and Methodologies, SystemVerilog Solutions, and Reset Domain Challenges.

Thursday will have three sponsored morning tutorials followed by four afternoon short workshops. For a complete list of the topics and presenters on Thursday, visit the agenda.

In addition to the Accellera-sponsored luncheon on Monday, Cadence will host the luncheon on Tuesday, “Towards Intelligent System Design with AI Enabled EDA.” Wednesday’s luncheon will be hosted by Synopsys, “Industry Leaders Verify with Synopsys,” and the luncheon on Thursday, “Optimizing Time to Bug, Don’t Panic!!” will be hosted by Mentor, A Siemens Business.

The DVCon Expo will be open Monday evening from 5:00−7:00pm and Tuesday and Wednesday from 2:30−6:00pm.  There will be a reception each evening during the Expo.

For the complete DVCon U.S. 2020 schedule, including more detailed information on each session, visit



Suggested Items

Cadence Helping Users to Save Time, Money With Automation

04/10/2020 | Andy Shaughnessy, Design007 Magazine
During DesignCon, Andy Shaughnessy spoke with Brad Griffin, the group director for product management for the system analysis group at Cadence Design Systems. We discussed some of the areas where PCB designers can cut costs and how EDA companies can help these designers by automating certain time-consuming tasks. As Brad says, “The ‘A’ in EDA is for automation, right?”

Todd Westerhoff on the Value of Solid Design Skills

01/21/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy recently caught up with Todd Westerhoff, product marketing manager for Mentor’s HyperLynx signal integrity (SI) tools. Todd discusses some of the challenges that he and his customers are facing and why good design skills have more influence on a PCB than any software tool.

Bryan LaPointe: A Great Time to Be Working With Technology

01/09/2020 | Andy Shaughnessy, Design007
I recently interviewed Bryan LaPointe, a product engineer with Cadence Design Systems, and one of the younger people in the world of PCB design and EDA tools. I asked Bryan to discuss some of the challenges technologists are facing in PCB design and engineering, as well as some of the things that make this field so exciting right now.

Copyright © 2020 I-Connect007. All rights reserved.