EMA Webinar Nov. 20: What’s New in OrCAD/Allegro 17.4?


Reading time ( words)

Get a first look at what’s new in the latest release. With a singular focus on improving your design experience and productivity, this release provides a host of new capabilities and enhancements you need to see.

Join EMA Design Automation on Wednesday, November 20, 2019 from 2 – 3 PM EST for a live “what’s new” session and get a chance to pose questions to a team of PCB and Cadence experts.

See what’s new in the OrCAD/Allegro 2019 17.4 release including:

  • How to customize and streamline your design environment
  • New one-click ECO process
  • How to leverage real-time design feedback at the schematic level
  • Intro to the new Unified Search Engine
  • A new paradigm for ECAD MCAD collaboration
  • Enhanced 3D in the PCB canvas for accurate and fast 3D design analysis and review
  • In-design analysis for real-time modeless display of critical design data such as impedance discontinuities and coupling issues
  • Enhanced routing capabilities to make your life easier and help speed routing and design closure

To register, click here.

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.