Register Now for Zuken’s DDR5 Webinar on Nov. 13


Reading time ( words)

This webinar will explore a predictive, productive and insightful workflow to get to an optimal DDR5 design that performs to the target speed grade, reliably. 

DDR5 is the latest generation of memory in development, doubling the peak data rate to 6400 MT/s (compared to DDR4). With great technical ambitions come much tighter specifications for system PCB designers, especially when faced with channel loss, skew, reflections and crosstalk, all of which become much more significant at higher frequencies. In fact, PCB design margins are so minimal that DDR5 introduces equalization on the commodity DRAM chips for the first time.

The presentation will begin with pre-layout simulation to explore design choices, then transition to constraint-based high-speed routing in Zuken CR-8000. The design will then be verified by electromagnetic simulation and system simulations in order to build confidence in the final DDR5 design.

Date/Time

November 13, 2 PM EST

Registration

To register for this event, or for more information, click here.

Share

Print


Suggested Items

Lady Gaga’s Keyboardist Designs a Circular Piano

01/16/2020 | Andy Shaughnessy, Design007 Magazine
Who says a modern piano has to be a certain shape? Not Brockett Parsons, Lady Gaga’s keyboardist. He worked with Dave Starkey and Chuck Johnson to create PianoArc—a custom-designed 360-degree circular keyboard and a company with the same name. I spoke with Brockett and Dave at AltiumLive to learn more about the design efforts that went into this fascinating instrument.

University Rover Challenge Tests Student Teams

11/20/2019 | Andy Shaughnessy
Jose Antelo, Luis Toledo, and Francisco Fernandez, members of the California State University (CSU) Fullerton Rover Challenge team, are working on building a competitive robotic platform to compete with other universities in a competition hosted by The Mars Society known as The University Rover Challenge.

Interconnect Reliability Correlation With System Design and Transportation Stress

08/19/2019 | Dr. Paul Wang, Vincent Weng, and Dr. Kim Sang Chim, Mitac International Inc.
Interconnect reliability is very critical to ensure product performance at predefined shipping conditions and user environments. Plating thickness of the compliant pin and the damping mechanism of electronic system design are key success factors for this purpose. This paper discusses design variables—such as pin hard gold plating thickness, motherboard locking mechanism, and damping structure design—to ensure interconnect reliability.



Copyright © 2020 I-Connect007. All rights reserved.