Decoupling Capacitors’ Impact on Power and Signal Integrity


Reading time ( words)

This article will discuss the effect of decoupling capacitors upon a PCB’s power and signal integrity. The study was performed with post-layout co-simulation of power and signal integrity to analyze power distribution network impedance, simultaneous switching noise, and eye diagrams.

Introduction

It is crucial for hardware designers to identify the resonant frequency of each element (e.g., bypass/decoupling capacitor, planar capacitance, and interconnect inductance) of the power distribution network (PDN) on a PCB and its impact on power integrity. A PCB with poor power integrity—such as a higher-than-targeted PDN impedance across the wideband range—results in simultaneous switching noise (SSN) and a shrunken eye diagram of the signal transmitted by the IC that draws power from the PDN. This article demonstrates the post-layout co-simulation of power and signal integrity using Mentor HyperLynx to analyze the impact of decoupling capacitors upon PDN impedance, SSN, and eye diagrams.

Analysis and Results

A PCB containing a system-on-a-chip (SoC) with DDR4 memory interface is laid out. In Figure 1a, the PDN named 1.2V on layer 4 supplies power to a memory interface that consists of one memory IC highlighted in blue. Meanwhile, the ground or reference plane, highlighted in green, is laid out on layer 5. The memory IC has 13 BGA power pins. The footprint of the 0.22-uF decoupling capacitor (highlighted in brown) in a 0201 package dimension is placed across each of the power pins and the ground. Additionally, the footprint of bypass capacitors, 10 uF and a 1 uF respectively (highlighted in brown as well), is placed across the 1.2V power net and ground. The eight data signals of this memory interface are shown in Figure 1b.

To view the rest of this article, which appeared in the August 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

08/14/2020 | Andy Shaughnessy, Design007 Magazine
This week’s picks include a little of everything. We have an interview with the founder of Avishtech, a new EDA software company that has a spin on field solvers and stackup tools. We also have an interview with Mike Carano, who discusses the need for mentors. Then, there’s news about partnership between Koh Young and Mentor, and an iNEMI "best practices" guide for disinfecting your facility. Finally, we've compiled all of the "Just Ask Happy" entries into a single document for your viewing pleasure. Happy Friday!

Avishtech: A New Player in the Field Solver and PCB Simulation Tools Market

08/13/2020 | I-Connect007 Editorial Team
It has been a crazy year with lots of ups and downs. But within the clouds, we’ve seen plenty of silver linings, too. Case in point: Avishtech, a brand-new company lead by founder and CEO Keshav Amla. (You may be familiar with his father, Tarun Amla, a veteran PCB materials technologist who is now with ITEQ.) We recently caught up with Keshav and asked him to discuss his company’s simulation tools, his plans for the company, and what it’s like launching a company in this “new normal.”

Book Excerpt: Power Integrity By Example, Chapter 5

07/16/2020 | Fadi Deek, Mentor, a Siemens Business
The following is an excerpt from The Printed Circuit Designer's Guide to... Power Integrity by Example, written by Fadi Deek of Mentor, a Siemens Business. In this free eBook, Deek addresses problematic issues within electronic transmissions, and presents a variety of simulations and analyses in every chapter.



Copyright © 2020 I-Connect007. All rights reserved.