The Impact of Inductance on Impedance of Decoupling Capacitors


Reading time ( words)

This article discusses the impact of interconnection inductance on the impedance of the decoupling capacitor, which influences the power integrity of the PCB. The investigation is performed with 3DEM simulation by varying the trace length and height of stitching vias that connect the decoupling capacitor across the power rail and ground.

On a PCB, a power distribution network (PDN) with low impedance across the wideband is required to transfer power with low switching noise and high stability from the supply to the digital and analog ICs. Each decoupling capacitor—together with its interconnection inductance—are the major factors that contribute to the impedance of the PDN on a PCB. As shown in the cross-sectional view of the PCB depicted in Figure 1, interconnection inductance is formed by the traces and stitching vias hooking up the decoupling capacitor across the power rail and ground (e.g., Loop 1, Loop 2, and Loop 3). This parasitic inductance is directly proportional to the stitching via height and trace length, as governed by Equations 1 and 2, respectively.

Furthermore, referring to the directly proportional relationship between impedance and interconnection inductance in Equations 3 and 4, it is crucial to keep the interconnection inductance low to minimize the impedance of the PDN, which is achievable by reducing trace length and stitching via height.

To read this entire article, which appeared in the July 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Words of Advice: What Feature Would You Like to See in Your CAD Tool?

09/16/2019 | I-Connect007 Research Team
In a recent survey, we asked the following question: What feature would you like to see in your CAD tool? Here are a few of the answers, edited slightly for clarity.

Decoupling Capacitors’ Impact on Power and Signal Integrity

09/03/2019 | Chang Fei Yee, Keysight Technologies
It is crucial for hardware designers to identify the resonant frequency of each element of the PDN on a PCB and its impact on power integrity. A PCB with poor power integrity—such as a higher-than-targeted PDN impedance across the wideband range—results in SSN and a shrunken eye diagram of the signal transmitted by the IC that draws power from the PDN. This article demonstrates the post-layout co-simulation of power and signal integrity.

IPC High-reliability Forum and Microvia Summit Review, Part II

08/06/2019 | Pete Starkey, I-Connect007
The Microvia Summit on May 16 was a special feature of the 2019 event in Baltimore, since microvia challenges and reliability issues have become of great concern to the PCB manufacturing industry. It provided updates on the work of members of the IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee and opportunities to learn about latest developments in methods to reveal and explain the presence of latent defects, identify causes and cures, and be able to consistently and confidently supply reliable products.



Copyright © 2019 I-Connect007. All rights reserved.