Cascade Chapter Designers Council Meeting is June 12


Reading time ( words)

The Cascade Chapter of the IPC Designers Council will be meeting on June 12. This evening event is free, with dinner sponsored by Mentor. Don't miss out on this great educational opportunity to advance your knowledge and design skills.

The guest speaker is Robert Hanson, and electrical engineer and signal integrity design instructor. He will present Achieving Signal Integrity and Meeting EMI Radiation Requirements Using High-Speed Connectors.

Robert will be showing examples of connectors that have poor control of EMI radiation/immunity, which are also affected by mutual inductance and high signal reflection. Next, examples of adding ground pins will be shown that in turn enhance capability. The ground blade connector will be shown with different signal/ground pin configurations to show comparative transmission capabilities. Two widely used high-speed connectors for circuit cards and backplanes will be compared. A method to interface a connector to a land trace to eliminate reflections will follow. Finally, a connector that passed radiated emissions up to 500MHz will be discussed. 

Date
Wednesday June 12, 2019

Time
6:00 - 8:00 pm 

Location
Lake Washington Institute of Technology - Kirkland Campus. The meeting will be held in room A102 in the Southeast corner of the building on the 1st floor.

This event is free, but donations are greatly appreciatedPlease RSVP no later than 8 p.m. on Tuesday, June 11. 

To RSVP, click here.  

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.