Mentor: PCB Shift-Left Forum 2019


Reading time ( words)

Mentor, a Siemens business will hold PCB Shift-Left Forum 2019 in Oulu, Finland on May 23, 2019 (9:00 - 15:00 Europe/Helsinki) and Herzliya, Israel on Jun 4, 2019 (9:00 - 15:00 Israel).

Overview

Establishing an effective PCB systems design validation process reduces design spins and increases product quality.

Increasing performance requirements coupled with a pressure to improve product quality are driving engineering teams to consider alternatives to their current validation approach. Best-practice design processes validate the digital twin (a model of your design) early and often to minimize re-spins and actually shorten the overall design cycle. This 'shift-left' approach enables design engineers and layout designers to validate within their native environment, minimizing the bottleneck waiting for specialist reviews, and freeing the specialists to resolve the remaining critical issues. This process allows engineering teams to better cope with increasing complexity and focus their efforts on product innovation.

This event will cover research on best-practice process strategies (as well as implications of avoiding them). Case studies will show how engineering teams have deployed an ‘optimal’ automated validation process to accelerate sign-off. Analysis technologies that could be deployed within any ECAD flow will be discussed, including multi-board schematic, signal and power integrity, analog/mixed signal, thermal, vibration and manufacturability.

Solutions Covered

  • Automated multi-board schematic analysis - Full inspection of all schematic nets to increase design quality and reduce re-spins
  • Rule based error identification enabling checks for potential issues early and often during the layout implementation. Quickly layout and routing issues that could lead to SI, PI, EMI and other problems
  • Design to manufacturing optimization with comprehensive DFM analysis, incorporated into your PCB design process
  • Signal integrity analysis (pre and post layout)
  • Power integrity (DC and AC) analysis for correct implementation of the power distribution network
  • 3D, broadband, full-wave electromagnetic field solver for SI, PI, and EMI
  • Integrated testability analysis - Reduce overall cost of test by addressing testability considerations in schematic capture and layout
  • Analog / mixed-signal simulation (inclusive of PCB material effects through automated parasitic extraction)
  • Design exploration to automatically vary actual parameters in a design concept and identify high performing design options

For more information, visit mentor.com.

Share

Print


Suggested Items

Design Rule Checks Cut Down Board Respins

09/19/2019 | Rebecca Lord and John McMillan, Mentor, a Siemens business
PCB designs commonly undergo multiple respins as a result of inconspicuous signal integrity (SI), power integrity (PI), and electromagnetic interference (EMI) violations. At an average cost of nearly $28,000 per respin, ensuring that a given design meets its performance, time to market, and cost goals is imperative. To help eliminate complicated and difficult-to-diagnose layout violations, some PCB tool suites offer unique electrical design rule checks (DRC).

Words of Advice: What Feature Would You Like to See in Your CAD Tool?

09/16/2019 | I-Connect007 Research Team
In a recent survey, we asked the following question: What feature would you like to see in your CAD tool? Here are a few of the answers, edited slightly for clarity.

Pulsonix Is Bullish on Next-gen Designers

09/12/2019 | Barry Matties, Publisher, I-Connect007
During a recent trip to the U.K., Barry Matties spoke with Bob Williams, the managing director of Pulsonix, about training the new generation of designers. He explained how the company reaches out to local high schools, colleges, universities, and user groups to advocate for careers in PCB design and manufacturing.



Copyright © 2019 I-Connect007. All rights reserved.