EM Modeling: The Impact of Copper Ground Pour on Loss and Impedance


Reading time ( words)

This article briefly introduces the general purposes of copper ground pour on printed circuit boards. Subsequently, the impact of copper ground pour on PCB channel loss in terms of insertion loss and impedance in terms of time domain reflectometry (TDR) is studied with electromagnetic modeling using Mentor HyperLynx.

Introduction

Copper ground pours are created by filling open, unpopulated, or unrouted areas on outer layers of the PCB with copper. Subsequently, copper fill is hooked up to ground planes on inner layers with stitching vias as depicted in Figure 1. Copper ground pours on outer layers provide extra shielding against electromagnetic radiation by signals on inner layers. Besides that, copper pour also serves as a heat sink for the voltage regulator module on PCBs. In terms of manufacturability, copper pour reduces the possibility of PCB warpage during reflow by balancing the amount of copper on each side of the PCB.

Yee-fig-1.jpgHowever, copper ground pour comes with some disadvantages, as there is a change in impedance of PCB trace adjacent to ground pour (i.e., impedance decreases when copper pour becomes closer to the PCB trace). As a result, the impedance mismatch contributes additional PCB loss to the transmission line at a high-frequency range.

Analysis and Results

To study the impact of copper pour on PCB channel loss in terms of insertion loss and impedance in terms of TDR, five models of 1” single-ended microstrip listed in Table 1 were created. The simulation topology is shown in Figure 2. For model 1A, a microstrip trace 5 mils wide and 1 oz. thick is laid out 2.65 mils above the reference plane insulated by low-loss dielectric substrate material. This trace is sandwiched between two ground traces on the same outer layer. The spacing between each adjacent ground trace and the signal trace is 1x the signal trace width. Meanwhile, the spacing between each ground and signal trace is set as 2x, 4x, 6x, and 8x for model 1B, 1C, 1D and 1E, respectively.

To read this entire article, which appeared in the April 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Insulectro and DuPont Experts Talk Flex Design

09/25/2019 | Mike Creeden, CID+, Insulectro
I recently spoke with Insulectro’s Chris Hunrath and DuPont’s Steven Bowles at the DuPont Technology and Innovation Center in Sunnyvale, California. We discussed a variety of topics related to flex design, including the support structure that’s needed in flex design, the everchanging world of flex materials, and the need for working with a flex fabricator as early as possible in the flex design cycle.

Joe Grand Brings a Hacker Outlook to PCB Design

09/19/2019 | Andy Shaughnessy, Design007 Magazine
From designing his own mischievous gadgets to testifying on Capitol Hill and starring in his own Discovery TV show “Prototype This!” Joe Grand has lived a hacker’s life. I spoke with Joe about his upcoming keynote at AltiumLive in San Diego, “When Hacking and Engineering Collide,” which will focus on the lighter side of engineering and the benefits of thinking like a hacker. Can Joe convince PCB designers to adopt a hacker’s outlook?

Robert Feranec: A Lifetime of PCB Design

09/12/2019 | Andy Shaughnessy, Design007 Magazine
I recently spoke with Robert Feranec about the upcoming keynote he’ll be giving at AltiumLive in San Diego, California. Robert is a YouTube star and founder of the FEDEVEL Academy. In our interview, he discusses his keynote presentation as well as how he’s helping designers and engineers around the world understand and optimize their PCB design processes.



Copyright © 2019 I-Connect007. All rights reserved.