EM Modeling: The Impact of Copper Ground Pour on Loss and Impedance


Reading time ( words)

This article briefly introduces the general purposes of copper ground pour on printed circuit boards. Subsequently, the impact of copper ground pour on PCB channel loss in terms of insertion loss and impedance in terms of time domain reflectometry (TDR) is studied with electromagnetic modeling using Mentor HyperLynx.

Introduction

Copper ground pours are created by filling open, unpopulated, or unrouted areas on outer layers of the PCB with copper. Subsequently, copper fill is hooked up to ground planes on inner layers with stitching vias as depicted in Figure 1. Copper ground pours on outer layers provide extra shielding against electromagnetic radiation by signals on inner layers. Besides that, copper pour also serves as a heat sink for the voltage regulator module on PCBs. In terms of manufacturability, copper pour reduces the possibility of PCB warpage during reflow by balancing the amount of copper on each side of the PCB.

Yee-fig-1.jpgHowever, copper ground pour comes with some disadvantages, as there is a change in impedance of PCB trace adjacent to ground pour (i.e., impedance decreases when copper pour becomes closer to the PCB trace). As a result, the impedance mismatch contributes additional PCB loss to the transmission line at a high-frequency range.

Analysis and Results

To study the impact of copper pour on PCB channel loss in terms of insertion loss and impedance in terms of TDR, five models of 1” single-ended microstrip listed in Table 1 were created. The simulation topology is shown in Figure 2. For model 1A, a microstrip trace 5 mils wide and 1 oz. thick is laid out 2.65 mils above the reference plane insulated by low-loss dielectric substrate material. This trace is sandwiched between two ground traces on the same outer layer. The spacing between each adjacent ground trace and the signal trace is 1x the signal trace width. Meanwhile, the spacing between each ground and signal trace is set as 2x, 4x, 6x, and 8x for model 1B, 1C, 1D and 1E, respectively.

To read this entire article, which appeared in the April 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Stitching Capacitor: Crosstalk Mitigation for Return Path Discontinuity

06/13/2019 | Chang Fei Yee, Keysight Technologies
When the return path is broken due to the switching of reference planes with different potential, e.g., from ground to power or vice versa after layer transition on PCB, the return current might detour and propagate on a longer path, which causes a rise in loop inductance. This might lead to the sharing of a common return path by different signals that pose a high risk of interference among the signals due to higher mutual inductance. This interference results in signal crosstalk. To mitigate the crosstalk due to return path discontinuity (RPD), stitching capacitors are mounted on the PCB to serve as a bridge between the two reference planes of interest on different PCB layers.

Technically Appropriate Material Choices are Key to Design Success

05/16/2019 | Nolan Johnson, I-Connect007
Materials are no longer a passive part of the design; they play an active role in the manufacturability, reliability, and speed of a PCB. I-Connect007’s Nolan Johnson and Mike Creeden, founder of San Diego PCB Design, discuss several key characteristics that designers should consider in their material selection process.

3DEM Modeling: Influence of Metal Plating on PCB Channel Loss and Impedance

03/21/2019 | Chang Fei Yee, Keysight Technologies
This article briefly introduces different types of metal plating commonly used in PCB fabrication. Subsequently, the influence of metal plating on PCB channel loss (i.e., insertion loss or S21) and impedance (i.e., time domain reflectometry or TDR) is studied with 3DEM modeling,



Copyright © 2019 I-Connect007. All rights reserved.