Z-zero Launches v2019.1 of Z-Planner and Z-Solver for PCB Stackup Design

Reading time ( words)

Z-zero has announced the third major release of its PCB stackup planning software products—Z-planner, for PCB stackup design and materials selection, and Z-solver, for quick, accurate impedance and insertion loss results.

New Features in 2019.1

Bill Hargin, Director of Everything at Z-zero, noted, “This release has a good mix of our own innovation combined with helpful requests from our growing user community.  Our first two releases were tied to building the product architecture and laminate library, and the theme for this release is adding automation for stackup tasks that used to take a good bit of time.”

2019.1 adds full metric system support, enabling hardware teams to work in the units their customers and industries are most accustomed to.  This is, of course, particularly important in automotive and in the European market. Z-zero takes it a step further—allowing users to choose between centimeters (cm), millimeters (mm), or microns (um) for most physical attributes.  

Signal integrity engineers requested single-ended and differential coplanar waveguide support, which are supported in 2019.1.  SI engineers also requested the ability for automated trace width and spacing calculations for target impedances, which is accommodated in this release, including unlimited single-ended and differential-impedance classes and functionality for meeting design requirements with target differential-pitch values.   

The 2019.1 release adds the ability to import additional PCB fabricator stackup formats that were requested by hardware OEMs, as well as ANSYS SIwave and HFSS 3D Layout. 

New laminate libraries are provided, including materials from AGC-Nelco, Nanya Plastics, Ventec, and updates to the TUC (Taiwan Union Corp.) product line.

Z-planner’s patent-pending automated material matching utility—new with 2019.1—allows hardware designers to match materials in existing stackup using up to six different material parameters the materials library with an option to recreate the existing stackup if desired.

Significant Benefits for Digital Hardware Engineering Teams

Most hardware designers are comfortable representing PCB stackups using spreadsheets, so Z-planner is architected to look and operate like one. The tool bridges the sizable gap between the spreadsheets many engineers and fabricators use to describe their stackups and the PCB signal-integrity world — with a super-short learning curve.

Previous releases included import/export interfaces for IPC-2581 and Mentor’s HyperLynx signal-integrity software, allowing users to bring legacy stackups into Z-planner, taking advantage of some of the additional features and functionality in Z-planner, including a 150+ material library and awareness of glass styles, resin contents, pressed prepreg thicknesses, the frequency dependence of dielectric constants (Dk) and dissipation factors (Df), and automation of the PCB stackup design process. Engineering teams that are serious about signal integrity, crosstalk, and power integrity should find Z-planner to be an accuracy-increasing addition to their high-speed design flow, all bundled into a powerful, affordably priced, easy-to-use tool.



About Z-solver

Z-zero’s Z-solver provides the most reasonably priced path to making what-if tradeoffs between Dk, Df, physical trace topologies, and spacing, with results that include single-ended impedance, differential impedance, propagation delay, loss as a function of frequency, and the effects of copper roughness. 

Both Z-planner and Z-solver include the time-tested HyperLynx boundary-element 2D field solver.

About Z-zero

Z-zero, based in Redmond, Washington, develops PCB stackup planning and material-selection software for electronic system design. For further information or to download a free evaluation of the software and stackup-design tutorial, please visit www.z-zero.com. 



Suggested Items

Stitching Capacitor: Crosstalk Mitigation for Return Path Discontinuity

06/13/2019 | Chang Fei Yee, Keysight Technologies
When the return path is broken due to the switching of reference planes with different potential, e.g., from ground to power or vice versa after layer transition on PCB, the return current might detour and propagate on a longer path, which causes a rise in loop inductance. This might lead to the sharing of a common return path by different signals that pose a high risk of interference among the signals due to higher mutual inductance. This interference results in signal crosstalk. To mitigate the crosstalk due to return path discontinuity (RPD), stitching capacitors are mounted on the PCB to serve as a bridge between the two reference planes of interest on different PCB layers.

Technically Appropriate Material Choices are Key to Design Success

05/16/2019 | Nolan Johnson, I-Connect007
Materials are no longer a passive part of the design; they play an active role in the manufacturability, reliability, and speed of a PCB. I-Connect007’s Nolan Johnson and Mike Creeden, founder of San Diego PCB Design, discuss several key characteristics that designers should consider in their material selection process.

EM Modeling: The Impact of Copper Ground Pour on Loss and Impedance

05/02/2019 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the general purposes of copper ground pour on printed circuit boards. Subsequently, the impact of copper ground pour on PCB channel loss in terms of insertion loss and impedance in terms of time domain reflectometry (TDR) is studied with electromagnetic modeling using Mentor HyperLynx.

Copyright © 2019 I-Connect007. All rights reserved.