Cadence Webinar: Preventing EMC Problems in IC Package and PCB Designs


Reading time ( words)

EMC compliance is required by all commercial electronic devices to ensure safety, compatibility, and reliable operation.

Cadence Sigrity technology provides fast and accurate design analysis and performance verification without the need of a physical prototype—giving you powerful early issue detection and streamlined resolution.

Join Cadence Education Services and signal integrity/power integrity (SI/PI) expert Srdjan Djordjevic on March 14, 2019, 16:00 CET, for a free one-hour live webinar to find out what SI/PI analysis tools can do for you.

The webinar will show you how to include EMC simulations and analysis early in the design stage to help avoid costly redesigns. The demo utilizes the Sigrity PowerSIand OptimizePI (frequency domain) tools to show how SI/PI analysis supports EMC analysis and uses post-processing steps to identify radiated emissions.

Cadence Sigrity technology supports all layout systems (Mentor, Zuken, Altium, Cadence Allegro, Cadence SiP, Cadence Allegro Package Designer, and others)—giving you maximum flexibility with optimal compatibility.

 

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.