Orange County Chapter of the DC Designers Council Meeting January 22


Reading time ( words)

The Orange County Chapter of the DC Designers Council will hold its January Lunch ‘n’ Learn meeting January 22, John Carney, an application engineer at Cadence Design Systems, will be the featured presenter. He has an EE degree and supports all of the Allegro and Sigrity products.

John will be presenting on two topics:

First presentation:   

“Signal Integrity Effects of Different PCB Structures”
This presentation will discuss the following:

  • Return path vias for single-ended and differential pairs.
  • How the void around the differential via pair structure effects signal integrity.
  • How back-drilling effects signal integrity and an eye diagram.
  • Fiber weave effects.
  • Tabbed routing.
  • Inductive compensation.

Second presentation:

“Artificial Intelligence and Machine Learning Basics, and How it Will Affect PCB Design”
This presentation will discuss the following:

  • Machine Learning vs Artificial intelligence vs deep learning.
  • How a machine “learns”
  • PCB based examples of different types of Machine Learning.
  • DARPA’s plans for AI and PCB design
  • Other examples from industry leaders

Reserve a spot on your calendar for Tuesday, January 22 from 11:30 am to 1:30 pm for this educational “Lunch ‘n’ Learn” event. 

Location

Harvard Athletic Park multi-purpose room (at the SOUTH end of the athletic fields)
14701 Harvard Avenue
Irvine, California 92606

The cost to attend this Lunch ‘n Learn event will be $10 at the door. Lunch will be sponsored by EMA Design Automation. Several prizes will be raffled off, including a six-month OrCAD license.

Please RSVP no later than noon on Monday, January 21

There are TWO ways to RSVP:

Share

Print


Suggested Items

IPC High-reliability Forum and Microvia Summit Review, Part II

08/06/2019 | Pete Starkey, I-Connect007
The Microvia Summit on May 16 was a special feature of the 2019 event in Baltimore, since microvia challenges and reliability issues have become of great concern to the PCB manufacturing industry. It provided updates on the work of members of the IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee and opportunities to learn about latest developments in methods to reveal and explain the presence of latent defects, identify causes and cures, and be able to consistently and confidently supply reliable products.

IPC High-reliability Forum and Microvia Summit Review, Part I

07/25/2019 | Pete Starkey, I-Connect007
The IPC High-Reliability Forum and Microvia Summit covered a broad range of topics related to reliability and provided interactive opportunities to share expert knowledge and experience in determining and understanding the causes of failure and selecting the best design rules, materials, processes, and test methods to maximise product reliability.

XNC Format: Gerber Takes Data Into the Future

05/20/2019 | Denis Morin, Karel Tavernier, Jean-Pierre Charras, and Marius Matioc
The problem is that so many NC files are of deplorable quality because the NC format was never designed as a data transfer format. It has always been a machine driver and contains all sorts of information that a drilling machine needs, but that is irrelevant and confusing for data exchange.



Copyright © 2019 I-Connect007. All rights reserved.