Corelis Introduces New Features and Enhancements in ScanExpress Software Version 9.0


Reading time ( words)

Corelis has announced the availability of version 9.0 of its ScanExpress Boundary-Scan Tool Suite. This new software update supports several new devices, is better integrated with third-party software, and allows new test coverage visualization.  

Featured enhancements to ScanExpress 9.0 include the memory model format which has been overhauled to support command sequencing, additional metadata, and improved differential pin handling. These new features allow for more descriptive memory models while at the same time significantly reducing file size and simplifying the process of creating and modifying models for complex memory devices like DDR4 SDRAM.  

ScanExpress Viewer can now overlay test coverage data on top of CAD and photographs for visual analysis of boundary-scan test coverage. Coverage reports created by ScanExpress DFT Analyzer can be imported into ScanExpress Viewer to color-code pins based on “complete,” “partial,” “none,” and “undefined” coverage classifications. Color-coding is customizable, and this feature can be used with or without a photograph.  

Another new feature is that ScanExpress TPG scripts can now call IEEE-1149.1-2013-compliant procedure description language (PDL) files, allowing procedures to be executed from a ScanExpress Runner test plan. Two new script functions, load_pdl() and tcl_eval(), can now be used to load and execute PDL or standard TCL scripts.  

ScanExpress JET and ScanExpress Programmer (Target Assisted Programmer module) now support NAND flash programming with Xilinx Zynq 7000 series all programmable SoCs. NAND-flash support supplements the existing Xilinx Zynq SPI NOR flash programming and basic JET CPU support.

ScanExpress Runner now includes both 32-bit and 64-bit DLLs for integration with a wider variety of thirdparty systems. This means 64-bit versions of popular suites like LabVIEW and MATLAB can call the ScanExpress Runner DLL natively as well as integrate with customer 64-bit applications.  

Existing Corelis customers with a valid maintenance contract can now access the new software version 9.0 through the Corelis support website.  

As always, Corelis offers free training to all clients so that they may immediately utilize the various new product features and innovations now available.  

About Corelis  

Corelis, Inc. is located in Cerritos, California. A subsidiary of Electronic Warfare Associates, Inc., Corelis offers bus analysis tools, embedded test tools, and the industry’s broadest line of JTAG/boundary-scan software and hardware products that combine exceptional ease-of-use with advanced technical innovation and unmatched customer service. Soon after its inception in 1991, Corelis’ innovation in bus analysis tools and JTAG/boundaryscan Test solutions ultimately resulted in acceptance as a major and preferred vendor of test tools worldwide.

Class schedules and registration information can be found on the Corelis website.  

Share

Print


Suggested Items

Advances in Medical Diagnostics Using LoC and LoPCB Technologies

03/31/2020 | Pete Starkey and Happy Holden, I-Connect007
Several techniques for detection and diagnosis of COVID-19 are currently under development, some of which may detect the novel virus exclusively; others may also detect strains that are genetically similar. A detection kit recently announced uses technology based on a portable lab-on-chip (LoC) platform capable of detecting, identifying, and differentiating MERS-CoV, SARS-CoV, and COVID-2019 in a single test.

This Month in Design007 Magazine: Al Neves on Designing for Profitability

03/11/2020 | Andy Shaughnessy, Design007 Magazine
If your company is having trouble designing PCBs for profitability, where does the blame fall? Is it management’s fault for having inefficient processes, or is it the fault of the designers and design engineers for not keeping up to date with their training? During DesignCon, I asked Al Neves of Wild River Technology to weigh in on this question. As he explains, you and your manager might both be to blame for inefficiencies in the design process.

February Design007 Magazine: Eric Bogatin Looks at EMI Root Causes and Solutions

02/12/2020 | I-Connect007 Editorial Team
The I-Connect007 team recently spoke with design instructor and author Eric Bogatin about the EMI challenges facing PCB designers today. Eric is a “signal integrity evangelist” with Teledyne LeCroy, as well as an adjunct professor at the University of Colorado Boulder, and technical editor of the Signal Integrity Journal. In this interview, Eric explains why EMI is so prevalent and what designers and design engineers can do to avoid EMI from the start.



Copyright © 2020 I-Connect007. All rights reserved.