Mentor and TEXMAC Takaya Team up to Optimize DFT


Reading time ( words)

At SMTAI, Mark Laing of Mentor, a Siemens Business, and Dave Levine of TEXMAC Takaya, sat down with Editor Nolan Johnson to discuss design for test, and their collaboration to improve DFT in PCB design tools and test machinery. They also traced the evolution of DFT over the past decade as it has begun to "left-shift" farther into the realm of the designer, all the way up to schematic entry.

To watch this interview, click here.

Share

Print


Suggested Items

Interconnect Reliability Correlation With System Design and Transportation Stress

08/19/2019 | Dr. Paul Wang, Vincent Weng, and Dr. Kim Sang Chim, Mitac International Inc.
Interconnect reliability is very critical to ensure product performance at predefined shipping conditions and user environments. Plating thickness of the compliant pin and the damping mechanism of electronic system design are key success factors for this purpose. This paper discusses design variables—such as pin hard gold plating thickness, motherboard locking mechanism, and damping structure design—to ensure interconnect reliability.

IPC High-reliability Forum and Microvia Summit Review, Part I

07/25/2019 | Pete Starkey, I-Connect007
The IPC High-Reliability Forum and Microvia Summit covered a broad range of topics related to reliability and provided interactive opportunities to share expert knowledge and experience in determining and understanding the causes of failure and selecting the best design rules, materials, processes, and test methods to maximise product reliability.

Words of Advice: Planning a New Design

06/06/2019 | The I-Connect007 Team
In a recent survey, we asked the following question: What do you think is the most important thing a designer should remember when planning a new PCB design? Here are a few of the answers, edited slightly for clarity.



Copyright © 2019 I-Connect007. All rights reserved.