Cadence DesignTrue DFM Ecosystem Connects Manufacturers with Customers


Reading time ( words)

Cadence Design Systems, Inc. has launched a broad ecosystem with nine initial printed circuit board (PCB) manufacturing partners to enable customers to easily get the partners’ technology files they need to ensure PCB design manufacturability early in the design process. This reduces rework, shortens design cycles, and accelerates new product introduction. Customers have received savings from half to two-thirds fewer technical queries (TQs) from manufacturers when they’ve used the Cadence DesignTrue DFM (design for manufacturability) technology due to using tailor-made spacing, annular ring, copper features and mask rules to assure they are designing the board correctly the first time.

Cadence DesignTrue DFM functionality flags manufacturing rule violations in real time during the PCB layout process with both the Allegro and OrCAD design tools. All other PCB design tools demand designers wait until the design is complete to do DFM signoff on manufacturing outputs, which often requires significant rework and schedule delays.

Nine PCB manufacturers have already become Cadence DesignTrue partners, allowing them to distribute their manufacturing rules to Cadence customers. These include Bay Area Circuits, CircuitHub, Mass Design, Multek, OSH Park, Rocket EMS, Sierra Circuits, Tempo Automation and Würth Elektronik.

“Our goal is to improve PCB designer productivity, and this large ecosystem and new web portals allow our customers to significantly shorten their design cycles with the industry’s first real-time in-design DFM checking,” said Steve Durrill, senior product engineering group director at Cadence. “Instead of manually adding the rules to their PCB design environment, now they can quickly download the appropriate file and update as required.”

By creating new web portals, Cadence is ensuring that customers can access the latest DFM rules from the PCB manufacturers at the start of their design process. Customers can view participating manufacturers and request DesignTrue DFM technology files directly, eliminating the lengthy and error-prone manual entry of hundreds of rules. DFM rules are checked in real time as part of the PCB layout process, reducing the amount of DFM errors found in the manufacturing output. These checks prevent crucial manufacturing errors and limit iterations required to fix such errors. Partners can use the vendor portal to easily distribute rules that match their post-process DFM checks. Cadence users can take advantage of the customer portal to request and receive the rules they need from the manufacturers.

“The Cadence DesignTrue DFM partner program allows us to easily share our PCB manufacturing rules to Cadence customers,” said Dana Korf, senior director Central Manufacturing Engineering and NPI, Multek. “This ensures our customers are designing to our most up-to-date manufacturing constraints, greatly reducing the number of iterations to address DFM errors that we normally see in the PCB signoff process. This will help our customers get their designs done faster, accelerating new product introduction.”

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more here.

Share

Print


Suggested Items

A Fractal Conversation with Jim Howard and Greg Lucas

01/15/2019 | Barry Matties and Andy Shaughnessy, I-Connect007
Veteran PCB technologists Jim Howard and Greg Lucas have made an interesting discovery: Certain shapes of copper planes make a PCB run more efficiently than other shapes, a process they dubbed fractal design. It doesn’t appear to cost a penny more, and testing suggests that fractal design techniques could eliminate edge noise. Barry Matties and Andy Shaughnessy asked Jim and Greg to discuss the fractal design process, and the advantages of using this technique.

Calculation of Frequency-Dependent Effective Roughness Dielectric Parameters for Copper Foil Using Equivalent Capacitance Models

01/02/2019 | Marina Y. Koledintseva, Metamagnetics Inc.*, and Tracey Vincent, CST of America
Knowledge of the correct parameters of laminate PCB dielectrics refined from any copper foil roughness impact and the proper foil roughness characterization are important constituents of modeling high-speed digital electronics designs.

Embedded Inductors with Laser Machined Gap

12/17/2018 | Jim Quilici, Radial Electronics
The power magnetics are often the largest and most expensive devices in the circuit. Integrating them into either a power converter module or system board can significantly reduce size and cost of the power converter function. This work presents the fabrication of embedded inductors and the experimental laser machining of gaps in the underlying ferrite structure.



Copyright © 2019 I-Connect007. All rights reserved.