Fully Automated Schematic Verification


Reading time ( words)

The Challenge: Eliminate Schematic Design Errors

The schematic is the controlling document for every PCB design. It captures the design intent and drives all downstream processes including simulation, analysis, layout, fabrication, and assembly. As such, it is critical that the schematic accurately reflects the product’s electronic requirements and specifications.

Historically, the all-important task of verifying that the schematic is properly conveying design intent has been a manual process conducted by one or more hardware engineers. This verification is usually performed one sheet or one block at a time, with some automation used to assist in the process such as exporting the bill of materials and/or the netlist to text files or spreadsheets.

Schematic verification is an accepted part of the hardware engineer’s responsibility just as PCB layout verification is an accepted part of the PCB designer’s responsibility. However, with today’s circuit designs becoming more and more complex, time-consuming manual schematic verification is no longer an option. Manual verification of a complex circuit introduces significant risk by not identifying schematic design errors that are, in turn, passed to the downstream processes and ultimately to the fabricated board. This results in costly respins and increased time to market.

In a recent study conducted by the Aberdeen Group, 65% of the companies surveyed cited increasing product complexity as their top PCB design challenge.

The Aberdeen Group’s findings reinforce the criticality of ensuring that the schematic design is error-free throughout the product development process. This article discusses how an efficient, fully automated, schematic review process can be an enabler for design teams to eliminate schematic design errors, thereby reducing costly respins and improving time to market.

To read this entire article, which appeared in the January 2018 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Real Time with… AltiumLive 2020: Cross-Disciplinary Thinking With Eli Hughes

10/23/2020 | I-Connect007 Editorial Team
Eli Hughes, co-founder of TZero, discusses his AltiumLive presentation "Crossing the Chasm: The Road to Becoming a Full-Stack Hardware Engineer" with Andy Shaughnessy. Hughes explains the value of understanding multiple engineering disciplines, and he used his company's work with the beer fermentation process to highlight the need to avoid "staying in your lane" to succeed as an engineer.

Real Time with… AltiumLive 2020: Greg Ziraldo on a New Approach to DFM

10/08/2020 | I-Connect007 Editorial Team
Andy Shaughnessy speaks with Greg Ziraldo, senior director of operations at Advanced Assembly, about his AltiumLive panel, "Design With Manufacturing." Greg discusses things that designers and electrical engineers should keep in mind regarding assembly during the design process, as well as a few ideas that he hopes attendees will take away.

Just Ask Happy: PCB Design For EE Undergrads?

07/02/2020 | I-Connect007 Editorial Team
We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.



Copyright © 2020 I-Connect007. All rights reserved.

Warning: Unknown: open(/home/iconnect/public_html/files/tmp/sess_6s793m63v0iufdrvq4lnofvnj3, O_RDWR) failed: No space left on device (28) in Unknown on line 0

Warning: Unknown: Failed to write session data (files). Please verify that the current setting of session.save_path is correct (/home/iconnect/public_html/files/tmp) in Unknown on line 0