SiSoft to Present on IBIS-AMI and DDR5 at DesignCon 2018


Reading time ( words)

Signal Integrity Software Inc. will present two complementary sessions focused on building IBIS-AMI models and how DDR5 AMI models can be applied to systems design.  The sessions, titled “Building AMI Models for DDR5 Applications” and “Applying IBIS-AMI Techniques to DDR5 Analysis,” will be presented on Wednesday, January 31 and Thursday, February 1 at DesignCon 2018. DesignCon takes place January 30–February 1, 2018 at the Santa Clara Convention Center.

“We’re still in the early stages of applying IBIS-AMI models to DDR-based design, so flexibility in system-level analysis and modeling is crucial,” noted Barry Katz, SiSoft’s president and CTO. “There are multiple ways to analyze DDR interfaces for signal integrity and timing, and the preferred methodology will vary based on the controller being used. Similarly, we’re still experimenting with the feature set for DDR5 AMI models. That’s why we are particularly excited about combining SiSoft’s Quantum-SI and its configurable analysis methodology with MathWorks’ Simulink for AMI model development. We have created a flow where DDR5 silicon vendors can adjust their AMI models and system-level analysis methodology in real time to suit changing needs.”

 About SiSoft

SiSoft collaborates with customers and their suppliers to develop innovative solutions to the world’s toughest high-speed design problems. SiSoft accelerates design cycles through a combination of award-winning EDA simulation software, methodology training and consulting services.  Quantum Channel Designer (QCD) is the industry’s premier channel simulator for the design and analysis of Multi-Gigabit serial links and a DesignVision Award Winner.  Quantum-SI (QSI) is the leading solution for integrated signal integrity, timing and crosstalk analysis of high-speed parallel interfaces.    SiSoft’s products automate comprehensive pre- and post-route analysis of high-speed interfaces, detailing a design’s operating voltage and timing margins.  More information on SiSoft and our activities at DesignCon 2018 can be found at www.sisoft.com

About DesignCon

DesignCon is the world's premier conference for chip, board and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board and systems designers in the country. This three-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers. More information is available at: www.designcon.com. DesignCon is organized by UBM plc. UBM is the largest pure-play B2B events organizer in the world. Our 3,750+ people, based in more than 20 countries, serve more than 50 different sectors. Our deep knowledge and passion for these sectors allow us to create valuable experiences which enable our customers to succeed. Please visit www.ubm.com for the latest news and information about UBM. 

 

  

Share


Suggested Items

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.

Excerpt: The Printed Circuit Designer’s Guide to…Flex and Rigid-Flex Fundamentals

06/25/2018 | Dave Lackey and Anaya Vardya, American Standard Circuits
The design process is arguably the most important part of the flex circuit procurement process. The decisions made in the design process will have a lasting impact, for better or worse, throughout the manufacturing cycle. In advance of providing important details about the actual construction of the flex circuit, it is of value to provide some sort of understanding of the expected use environment for the finished product.



Copyright © 2018 I-Connect007. All rights reserved.