Register for Nine Dot Connects' 1/31 Webinar: Double Data Rate Memory (DDR3)


Reading time ( words)

There’s a lot of talk about the 3rd generation of Double Data Rate memory known as DDR3. We at Nine Dot Connects have laid out several DDR3 boards in the past three months. There is quite a bit of detail to know about DDR3 design and layout and unfortunately, there is also a lot of misinformation out there. We have waded though and analyzed the literature. We wish to share our findings and understanding with you in our latest webinar series, Double Data Rate (DDR3) Shouldn't be Double Trouble.

In our two-part series on this topic, we will first cover key concepts necessary for proper signal integrity and general DDR3 design.  Topics to be covered this month are:

  • Brief history of the DDR concept
  • Comparison between the different generations of DDR
  • The signaling and timing requirements for DDR3       
  • Understanding match length versus match delay
  • Compensating for typical routing delay
  • Using the iCD Stackup Planner to assist in delay matching calculation

In part 2, we will build upon this foundation by demonstrating the practical aspects of DDR3 layout techniques.

This latest webinar, Double Data Rate (DDR3) Shouldn't be Double Trouble, is scheduled for January 31, 2018 at 2 pm Eastern Time. For more information and to register, click HERE.

Share

Print


Suggested Items

EMA: Cadence Moves Simulation Further Up in the Design Cycle

03/15/2019 | Andy Shaughnessy, Design007 Magazine
Cadence Design Systems recently integrated more of its Sigrity capabilities into the front end of its PCB design tools. During DesignCon, Chris Banton of EMA Design Automation spoke with me about how this drive for “model-less analysis” benefits the PCB designer who can now access signal and power integrity, DFM, and electrical rule checking functionality early in the design process and have fewer issues later.

Words of Advice: What are Your Biggest Design Challenges?

03/11/2019 | Andy Shaughnessy, Design007 Magazine
In a recent survey, we asked the following question: What are your biggest design challenges? Here are just a few of the answers, edited slightly for clarity.

Todd Westerhoff Discusses His New Position and Much More

03/07/2019 | Andy Shaughnessy, Design007 Magazine
At DesignCon, I met with our old friend Todd Westerhoff, a veteran signal integrity engineer. Todd joined Mentor, a Siemens Business, since we last spoke. We discussed his new job responsibilities, his drive to get more designers and engineers to use SI tools, and the increasing value of cost-reduced design techniques versus overdesigning PCBs.



Copyright © 2019 I-Connect007. All rights reserved.