Asia and South Pacific Design Automation Conference 2018


Reading time ( words)

ASP-DAC 2018, which will be held on January 22-25, 2018 in Jeju, Korea, is the twenty-third annual international conference on VLSI design automation in Asia and South Pacific region, one of the most active regions of design and fabrication of silicon chips in the world. The conference aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of presenting recent advances and with forums for future directions in technologies related to Electronic Design Automation (EDA).

As a specially recognized “Global Education Partner” by ACM SIGDA, Cadence will also sponsor the Student Research Forum at the ASP-DAC, which is renovated from a poster session for students to present their dissertation research with experts, extended to offer a great opportunityies to establish contacts for their future career. In addition, it helps companies to know the latest research and discover talents for the employment. Please join us and you will get a chance to talk with Cadence R&D leaders face to face.

For more details, click here.

 

Share


Suggested Items

New Designers Council Column: The Digital Layout

12/04/2018 | Andy Shaughnessy, Design007 Magazine
The IPC Designers Council is launching a new column in Design007 Magazine: “The Digital Layout.” I recently asked two IPC Designers Council (DC) Executive Board members, Mike Creeden and Stephen Chavez, to discuss the content and objective of their new column, and how this all ties in with the DC.

Design Data: File Naming Conventions

12/03/2018 | Kelly Dack, CID+, EPTAC
Working for an EMS provider, I am often asked to make sense of customers’ PCB design data packages that must be audited for completeness and manufacturability. Quite often, EMS operations receive data to produce a PCB design and begin the auditing process, only to be called off due to customer changes. Sometimes the data is incomplete, or it is missing one or more of the data files required to fabricate the PCB at the supplier. There are also occasions where a customer has sent files that were supposed to be the updated version but were not changed at all.

Stephen Chavez: Breaking the Design Data Bottleneck

12/03/2018 | Andy Shaughnessy, Design007 Magazine
When we started planning this issue on design data, I knew we’d have to speak with PCB designer and EPTAC design instructor Steph Chavez. In this interview, he explains some of the biggest issues related to good design data handoff, and he offers some ways forward.



Copyright © 2018 I-Connect007. All rights reserved.