Register for Nine Dot Connects' December 20 Webinar: Spelunking in the Altium Schematic Preferences, Part 2


Reading time ( words)

In November Nine Dot Connects began their exploration of the Altium Designer schematics preferences. This included a thorough look at the general, grids, break wire and default units pages. This month Nine Dot will look at the following schematic preference pages in detail:

  • Graphical Editing
  • Compiler
  • AutoFocus
  • Library Autozoom
  • Default Primitive Pages

If you missed part one, feel free to click on the link below to request the recording. In addition, files used for the presentation are also available for download. Click here to gain access to them.

This follow-up webinar is scheduled for December 20, 2017 at 2 pm Eastern Time.

For more information or to register, click here.

 

Share


Suggested Items

EMA Cloud Lined with Capability

02/05/2018 | Real Time with DesignCon
Editor Kelly Dack speaks with EMA Design Automation Marketing Manager Chris Banton about the company's new free cloud-based OrCAD schematic capture tool, OrCAD's design constraint manager, and the Sigrity electrical rule checker.

Pulsonix Ready for 2018

02/02/2018 | Andy Shaughnessy, Design007 Magazine
Pulsonix has been developing PCB design software for almost 20 years, establishing a reputation for its full-featured, low-cost design tools. Now, the UK-based company wants to break into the US market, and Pulsonix recently showcased its latest tools at PCB West. During the show, I spoke with Business Development Manager Ty Stephens about the company’s latest tools and plans to become a major player in the US market.

Fully Automated Schematic Verification

02/05/2018 | Craig Armenti, Mentor
Schematic verification is a part of the hardware engineer’s responsibility just as PCB layout verification is an accepted part of the PCB designer’s responsibility. However, with today’s circuit designs becoming more and more complex, time-consuming manual schematic verification is no longer an option. Manual verification of a complex circuit introduces significant risk by not identifying schematic design errors that are, in turn, passed to the downstream processes and ultimately to the fabricated board.



Copyright © 2018 I-Connect007. All rights reserved.