PCB Designers Notebook: Embedding Components, Part 2


Reading time ( words)

Note: Part 1 of this column appeared in the June 2017 issue of The PCB Magazine.

Technology and processes for embedding capacitor and inductor elements rely on several unique methodologies. Regarding providing capacitor functions, IPC-4821 defines two methodologies for forming capacitor elements within the PCB structure: laminate-based (copper-dielectric-copper) or planar process and non-laminate process using deposited dielectric materials.

Distributed (planar) capacitors

Considered the simplest solution and commonly used to replace discrete power supply decoupling capacitors the planar capacitors utilize closely spaced power and ground planes separated by a thin dielectric layer. The dielectric can be a layer of the glass-reinforced epoxy material, a thin layer of non-reinforced polymer, or a polymer sheet material filled with ceramic powder. This technique will provide significant capacitance and delivers very low inductance. The capacitance range for planar capacitors is 1pF to 1mF, dependent on the dielectric constant, material thickness and area.

Because the planar capacitance is proportional to the dielectric thickness between the power and ground planes, thin dielectrics are preferred. This will increase planar capacitance while reducing planar spreading inductance and minimizes overall board thickness. The reduction of planar spreading inductance also results in a lowering the impedance path while increasing the effectiveness of discrete capacitances.

The total capacitance of the power and ground pair is determined by the effective common (overlapping) area of the copper electrodes. This area, times the capacitance density, represents the total capacitance.

To read this entire article, which appeared in the June 2017 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

3DEM Modeling: Influence of Metal Plating on PCB Channel Loss and Impedance

03/21/2019 | Chang Fei Yee, Keysight Technologies
This article briefly introduces different types of metal plating commonly used in PCB fabrication. Subsequently, the influence of metal plating on PCB channel loss (i.e., insertion loss or S21) and impedance (i.e., time domain reflectometry or TDR) is studied with 3DEM modeling,

Bert Simonovich on Modeling Copper Roughness

03/24/2019 | Andy Shaughnessy, Design007 Magazine
I met with one of our contributors, Bert Simonovich of Lamsim Enterprises, at DesignCon 2019. Bert’s paper on interconnect modeling was nominated as a Best Paper finalist, so I asked him to discuss his paper and some of the challenges that engineers and their customers are facing right now.

AltiumLive Munich: Day 1 Keynotes

01/28/2019 | Pete Starkey, I-Connect007
The weather forecast was wrong! Despite my apprehension and winter clothes, there was very little snow at the Hilton Munich Airport. It could have been any season of the year inside the splendid convention facility, which was also the venue for the second European AltiumLive design summit. AltiumLive brought together a family of over 220 electronics engineers and designers eager to learn from top industry experts and applications specialists who were equally eager to share their knowledge and experience freely.



Copyright © 2019 I-Connect007. All rights reserved.