IPC Designers Council Orange Co. Chapter Holding Lunch ‘n’ Learn April 19


Reading time ( words)

The Orange County Chapter of the IPC Designers Council is holding a Lunch ‘n’ Learn event on April 19 at JT Schmid’s Restaurant & Brewery in Anaheim. This meeting features two speakers and takes place from 11:30 am - 1:30 pm in the Regan Room at JT Schmid's.

The first speaker is Cuong Nguyen, Field Applications Engineering Manager with EDA Direct. His presentation is titled "High-Speed DDR4 Memory Design and Power Integrity Analysis: What designers need to know to achieve the best performance with DDR4."

DDR4 is an entirely new memory architecture with higher bandwidth, lower power consumption, and higher memory capacity. Incorporating DDR4 memory interfaces in today’s design poses many challenges for both the EE’s as well as the layout engineers. These high-speed interfaces require careful considerations in terms of optimizing the electrical signaling between sensitive components and to minimize the noise from high switching activities from the memory devices. Layout constraints must be carefully specified to ensure tight timing alignment for clock and strobe signals. In addition, the power distribution network (PDN) also became more fractured to support the many supplies required by current ASIC and FPGA devices. This, an insufficient decoupling for the supplies, can potentially create more noise, crosstalk, and increase the EMI in the system.

In this seminar, we will review the DDR4 architecture, routing topologies, signaling protocols, how it can be simulated on the PCB, and how to maximize PDN designs from a layout perspective. Based on the simulation results, optimizing trace routing, board stackup, component placements, connectors, terminations, and other tradeoffs can be implemented to maximize the performance of your design. 

The second speaker is Ammar Abusham, Senior Applications Engineer with Mentor Graphics, presenting "Better PCB Design Using the Fabricator’s View: What designers need to know about DFM verification and its impact on your design." You are an experienced PCB designer using a good CAD flow. So why is it that what appears to be a good design to you and your layout tool always seems to raise a bunch of questions with your fabricator?

Well, the fabricator sees things differently than you. If you’re like most designers, you are very focused on designing a PCB to the electrical and form-factor specifications. And of course, you take pride in how clean your design looks. Your fabricator on the other hand, is mostly paying attention to those aspects of your design which affect yield, costs, and delivery. To avoid any unpleasant surprises in these areas, it might make sense to put yourself in your fabricator’s shoes for a moment and see some of the checking they will perform on your design data prior to committing it to fabrication. To do this, we’re going to step through a typical PCB fabrication process and identify where DFM issues are likely to show up and what the fabricator is looking for.

Reserve a spot on your calendar on Wednesday, April 19 from 11:30 am to 1:30 pm for this educational “Lunch ‘n Learn” meeting event.

Location

JT Schmid’s Restaurant & Brewery (in Regan’s Room)
2610 E. Katella Ave.
Anaheim, CA  92806 

Google MAP to our meeting in Anaheim

Cost: $15 at the door to help cover the lunch cost. Please RSVP no later than noon on Tuesday, April 18.  

To RSVP:

  • Click here to RSVP  
  • Or click here to email your RSVP 

We look forward to seeing you!

Scott McCurdy, President, IPC Designers Council - Orange County chapter
Freedom CAD Services
cellphone:  714-425-3235
scott.mccurdy@freedomcad.com
www.ocipcdc.org

 

Share


Suggested Items

Who Really Owns the PCB Layout?

12/13/2017 | Paul Taubman, Nine Dot Connects
In order to understand the current climate, we have to look at the division of labor that took place in electronic design about 40 years ago. The labor was divided into two processes, with the first being the design itself. This process was (and still is) owned by the electrical engineers. Though circuit design has changed, the methods for representing the circuit have not. Paul Taubman of Nine Dot Connects explains.

Cadence Allegro Pulse Extends Team Collaboration

12/06/2017 | Cadence Design Systems, Inc.
Cadence Allegro Pulse is the PCB industry’s first solution to enable extended team collaboration by providing near-real-time insights into the complexities of the electronic design process. Allegro Pulse connects management, engineering, procurement and other business stakeholders to up-to-date work-in-progress design data in a single, unified web-based platform.

Bay Area Circuits Updates InstantDFM Tool

11/29/2017 | Andy Shaughnessy, PCB Design007
Bay Area Circuits is on a quest to help PCB designers and design engineers. For the past few years, the company has been holding facility tours and open house events to help designers understand more about the fabrication process. Now, Bay Area Circuits has upgraded its free design tool, InstantDFM.com, which allows customers and non-customers alike to check manufacturability and request pricing of their jobs. At PCB West, Andy Shaughnessy spoke with President Stephen Garcia and COO Brian Paper about the new tool update, and some of the other services they offer for PCB designers.



Copyright © 2017 I-Connect007. All rights reserved.