SiSoft Discusses Signal Integrity Drivers and Challenges


Reading time ( words)

SiSoft has been developing cutting-edge signal integrity simulation and analysis software for over 20 years now. In the last few years, the company has launched a variety of innovative SI tools that help automate tasks that used to take weeks or months to complete. I recently interviewed CEO Barry Katz via email, and he detailed their customers’ challenges, and some of the market drivers in the world of signal integrity.

 

ANDY SHAUGHNESSY: SiSoft has rolled out a lot of new features in the 2016 software suite. Tell us about some of your customers’ challenges that lead to these new features. Let’s start with OptimEye.

BARRY KATZ: Integration and GHz signaling is moving signal integrity inside the chips, and radically changing the problem my customer is solving. While it’s still important to carefully route a PCB, achieving clean signaling is increasingly dependent on correctly configuring IC equalization. And that’s no simple task, because as we passed through 10 Gbps, customers were confronted with millions of equalization options. With so many choices, how can you determine which one is optimal?  This is a very different problem than figuring out the value and placement of termination resistors (which have also been integrated). Because customers didn’t have a fast, automated way to optimize equalization configurations, they were adding extraneous components, buying expensive materials, and unnecessarily shortening connections and lowering data rates. There were a lot of growing pains.

OptimEye tackles the configuration optimization problem head-on. Our DesignCon 2016 paper[1] explains how one customer used OptimEye to remove dozens of components while making their links 25% longer with 60% better performance. This illustrates how important optimal equalization implemented as IC register values can be. SiSoft thrives on solving problems like this. It is perfect for us because link optimization is a system-level problem and we hold all the pieces of the puzzle to get it right; it can’t be solved efficiently by the designer of the transmitter, receiver, or passive channel in isolation of the others. Indeed, the millions of configuration choices illustrate that the best thing each designer could do was offer a range of options because they did not know how the connection would eventually be implemented in a system. So, because we see the whole system, it is our job to resolve the settings in an optimal way. And when you do that, a typical link can achieve 100% better performance, as we demonstrated in our OptimEye Webinar, with only a software change. So, you see what I mean when I say SI is moving inside the chips.

SHAUGHNESSY: What sort of time does this save a typical SI engineer?

KATZ: Months. Particularly when designing systems with dozens or even thousands of links. Think of it:  thousands of links and each one has millions of configuration options. How are you going to solve that?  Sounds like a great place for compute power and advanced algorithms to step in, right?  Today’s SI engineer is sweeping through thousands of setting options, measuring the results, and eventually converging on an acceptable choice. That approach requires hours of labor and simulation to resolve a single link while OptimEye finds the answer in seconds. Increasing compute horsepower has enabled a few significant breakthroughs in the history of SI, and this is one of them. Unfortunately, in absence of an automated solution like OptimEye, about half the industry isn’t even trying to solve the problem and letting the ICs use power-up defaults which, because they’re slanted towards worst-case scenarios, deliver terrible performance on a typical link and sometimes don’t even work. So you see why we’ve made significant investment in OptimEye and are excited to make this technology available.

SHAUGHNESSY: Let’s talk about STATify. What were some of the drivers behind it?

KATZ: When we analyze serial links with OptimEye or otherwise, the active Tx and Rx models are typically implemented using the IBIS-AMI standard, which allows a variety of model styles that support different types of analysis. So, interoperability gets interesting when interconnected Tx and Rx models are of different styles, causing some analysis types to yield unreliable results, as we detailed in a paper at DesignCon 2015[2]. So you had to know what you were doing. But now with STATify, everything “just works.” That’s the good news at a high level. Customers can now run statistical analysis with models that don’t support it, and that is quite a few of them, because we “STATifyd” them. This not only enhances usability, but also has advantages when determining equalization schemes because equalized pulse responses are always available. There’s a lot you can tell from a pulse response when you know what you’re looking at. There’s a lot we could say about STATify, like the way it helps predict low-probability errors without simulating lots of bits, but that’s the basics. It’s a unique capability that we add to our list of firsts in the IBIS-AMI space.

SHAUGHNESSY: Your customers are dealing with huge amounts of data when sweeping a pre-layout solution space or simulating thousands of post-layout nets. Why don’t you explain how that’s traditionally been done, and then how it’s done with the data mining/management capability?

Share


Suggested Items

Dan Beeker’s AltiumLive Keynote: It's All about the Space

10/18/2017 | Barry Matties, Publisher, I-Connect007
Dan Beeker of NXP Semiconductors was a keynote speaker at the recent AltiumLive 2017 event in San Diego. His presentation focused primarily on the design of three-dimensional structures and how it’s all about space. I caught up with Dan, and we discussed his presentation, his background and career, and what kind of advice he would give to young PCB designers.

Whose Fault is it When the Board Fails?

06/07/2017 | Andy Shaughnessy, PCBDesign007
In an upcoming issue of The PCB Design Magazine, we will discuss a question that you've undoubtedly faced in your job: Whose fault is it when the board fails? Of course, everyone likes to blame the PCB designer. But think about it. Is the board shop at fault, or perhaps the EMS provider? Is it the customer's fault, or does the designer bear some of the blame after all? Take this quick survey and let your voice be heard!

Steve Robinson Discusses APCT’s Tenfold Expansion

05/24/2017 | Andy Shaughnessy, PCBDesign007
Steve Robinson, CEO of APCT, a PCB fabricator in Silicon Valley, has led the company to impressive growth since he acquired it nearly 10 years ago. I ran into Steve at DesignCon 2017, and we sat down to discuss the company’s remarkable transformation and his focus on working with PCB designers and engineers to create advanced, high-speed PCBs.



Copyright © 2017 I-Connect007. All rights reserved.