Cadence Releases XJTAG DFT Assistant for OrCAD Capture


Reading time ( words)

Cadence Design Systems, Inc. today announced that its OrCAD Capture has been enhanced to now include XJTAG DFT Assistant, an easy-to-use interface that significantly increases the design for test (DFT) and debug capabilities of the schematic capture and PCB design system. Developed by boundary-scan hardware and software tool supplier XJTAG, XJTAG DFT Assistant allows users to detect and correct JTAG errors at the design stage before the PCB is produced, preventing costly re-spins and project delays. For more information, visit www.orcad.com/xjtag-orcad.

“PCBs have become increasingly densely populated, and accessing pins under packages such as ball grid arrays (BGAs) has been virtually impossible,” said Kishore Karnane, product management director, PCB Group, Cadence. “Boundary scan addresses this problem by providing electrical access to compliant integrated components on a PCB using a JTAG chain, but it is also imperative that any errors in the JTAG chain are corrected early. XJTAG DFT Assistant allows engineers to determine whether JTAG chains are correctly connected and terminated during schematic capture, early in the design process.”

XJTAG DFT Assistant is composed of two key elements: XJTAG Chain Checker and XJTAG Access Viewer. XJTAG Chain Checker identifies common errors in a JTAG scan chain, such as incorrectly connected and terminated test access ports (TAPs), and reports them to the developer. Otherwise, a single connection error would inhibit the entire scan chain from working. XJTAG Access Viewer overlays the extent of boundary scan access onto the schematic diagram, allowing users to instantly see which components are accessible using boundary scan, and where test coverage can be further extended. Engineers can highlight the nets individually to show read, write, power/ground and the nets without any JTAG access on the schematic.

“We need to determine early in the design phase how to maximize test coverage using the minimum number of test points, so it is vital to know what JTAG access is available at the schematic stage,” said Urs Allemann, director of design services at ed electronic design ag. “The XJTAG DFT Assistant for OrCAD Capture makes it easy for us to see the test coverage as the design evolves. This allows us to optimize our testing before the PCB is produced.”

While the first prototype is being manufactured, XJTAG DFT Assistant allows engineers to export a preliminary XJTAG project from OrCAD Capture to the XJTAG development software, where additional tests can be developed. Hardware can then be tested as soon as it is available.

XJTAG DFT Assistant software is now included with OrCAD Capture 17.2-2016 QIR 2 at no additional cost; users of version 17.2 or higher can download the software here.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available here

Share




Suggested Items

Kris Moyer Discusses New IPC Design Role

02/16/2022 | I-Connect007 Editorial Team
The I-Connect007 Editorial Team spoke with Kris Moyer, a longtime PCB designer who has just joined IPC’s Education Foundation. Kris was one of the judges and creators of the IPC Design competition that culminated at IPC APEX EXPO, and he was eager to discuss his new job and the cutting-edge technology he’s seen lately, including additive, flex, and rigid-flex circuits. I-Connect007 is your source for coverage of IPC APEX EXPO 2022.

Wild River ISI-56 Platform Accelerates SerDes Testing

02/02/2021 | Andy Shaughnessy, Design007 Magazine
I recently spoke with Al Neves, founder and CTO of Wild River Technology, about the release of their new ISI-56 loss modeling platform. Al explains why it was so critical that this tool meets the stringent requirements of the IEEE P370 specification (which he helped develop), and why he believes this is currently the best tool for SerDes testing and characterization.

Book Excerpt: Thermal Management With Insulated Metal Substrates, Part 5

01/19/2021 | Didier Mauve and Ian Mayoh, Ventec
The following is an excerpt from Chapter 5 of "The Printed Circuit Designer's Guide to... Thermal Management With Insulated Metal Substrates," written by Ventec International Group’s Didier Mauve and Ian Mayoh. In this free eBook, the authors provide PCB designers with the essential information required to understand the thermal, electrical, and mechanical characteristics of insulated metal substrate laminates.



Copyright © 2022 I-Connect007. All rights reserved.