MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
September 14, 2023 | MediaTekEstimated reading time: 1 minute
MediaTek and TSMC announced that MediaTek has successfully developed its first chip using TSMC's leading-edge 3nm technology, taping out MediaTek’s flagship Dimensity system-on-chip (SoC) with volume production expected next year. This marks a significant milestone in the long-standing strategic partnership between MediaTek and TSMC, with both companies taking full advantage of their strengths in chip design and manufacturing to jointly create flagship SoCs with high performance and low power features, empowering global end devices.
“We are committed to our vision of using the world’s most advanced technology to create cutting edge products that improve our lives in meaningful ways,” said Joe Chen, President of MediaTek. “TSMC's consistent and high-quality manufacturing capabilities enable MediaTek to fully demonstrate its superior design in flagship chipsets, offering the highest performance and quality solutions to our global customers and enhancing the user experience in the flagship market.”
“This collaboration between MediaTek and TSMC on MediaTek’s Dimensity SoC means the power of the industry’s most advanced semiconductor process technology can be as accessible as the smartphone in your pocket,” said Dr. Cliff Hou, Senior Vice President of Europe and Asia Sales at TSMC. “Throughout the years, we have worked closely with MediaTek to bring numerous significant innovations to the market and are honored to continue our partnership into the 3nm generation and beyond.”
TSMC’s 3nm process technology provides enhanced performance, power, and yield, in addition to complete platform support for both high performance computing and mobile applications. Compared with TSMC’s N5 process, TSMC’s 3nm technology currently offers as much as 18% speed improvement at same power, or 32% power reduction at same speed, and approximately 60% increase in logic density.
MediaTek's Dimensity SoCs, built with industry-leading process technology, are designed to meet the ever-increasing user experience requirements for mobile computing, high-speed connectivity, artificial intelligence, and multimedia. MediaTek’s first flagship chipset using TSMC’s 3nm process is expected to empower smartphones, tablets, intelligent cars and various other devices starting in the second half of 2024.
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.