SEMI ESD Alliance 2023 CEO Outlook to Discuss Future of Chip Design, Semiconductor Industries
April 3, 2023 | SEMIEstimated reading time: Less than a minute
Semiconductor industry executives will gather May 18, 2023, in Santa Clara, California for CEO Outlook, an annual panel discussion about the current state and future of the chip design and semiconductor industries, the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, announced. The event is open to ESD Alliance and SEMI members at no cost. Registration is open.
The in-person event, co-sponsored by ESD Alliance member Keysight Technologies, will be held in building 5 at Agilent Technologies, 5301 Stevens Creek Blvd. in Santa Clara. The event begins at 5:30 p.m. with networking, food and beverages, followed by the hour-long panel at 6:30 p.m. and concluding with an audience Q&A session.
The ESD Alliance Annual Membership meeting begins at 5 p.m. Non-members registered for CEO Outlook are welcome to attend.
Semiconductor Engineering Editor-in-Chief Ed Sperling will moderate the panel discussion.
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.